var searchData=
[
  ['i_0',['i',['../unionxed__ild__vars__t.html#a4604e9bca1cf029d6c794f094ff15138',1,'xed_ild_vars_t::i'],['../unionxed__encoder__prefixes__t.html#a4604e9bca1cf029d6c794f094ff15138',1,'xed_encoder_prefixes_t::i']]],
  ['i16_1',['i16',['../unionxed__union16__t.html#a9edcde8be991063b08eaf65f662bab03',1,'xed_union16_t']]],
  ['i32_2',['i32',['../unionxed__union32__t.html#a17cb6e550d9a799ed4ad2feda6c234a5',1,'xed_union32_t']]],
  ['i64_3',['i64',['../unionxed__union64__t.html#a56b05ceeaf0a4899294c2bd89381452f',1,'xed_union64_t']]],
  ['ibhf_4',['ibhf',['../structxed__operand__storage__s.html#a6007187333b463e470bde1170694ffdf',1,'xed_operand_storage_s']]],
  ['iclass_5',['iclass',['../structxed__encoder__instruction__t.html#a73e305f28d726fb5b44173d7e08f7fb4',1,'xed_encoder_instruction_t::iclass'],['../structxed__iform__info__s.html#a8feac1e508ed1bef8705a8d27f0a603a',1,'xed_iform_info_s::iclass'],['../structxed__operand__storage__s.html#a839074130fe4117198c2bf1e272c7335',1,'xed_operand_storage_s::iclass']]],
  ['id_6',['id',['../unionxed__flag__set__s.html#a6d199860b7956324c5a4f5c6c71fd2ef',1,'xed_flag_set_s']]],
  ['iforms_7',['Iforms',['../group__IFORM.html',1,'']]],
  ['ild_5fdata_8',['ild_data',['../structxed__decoded__inst__s.html#a0150d6eb400302187c1c4768158c73f2',1,'xed_decoded_inst_s']]],
  ['ild_5ff2_9',['ild_f2',['../structxed__operand__storage__s.html#ac57a7ddb914e1a186da00bc469e521fb',1,'xed_operand_storage_s']]],
  ['ild_5ff3_10',['ild_f3',['../structxed__operand__storage__s.html#abf010802f0bac1cc77681c7b9debd86c',1,'xed_operand_storage_s']]],
  ['ild_5fseg_11',['ild_seg',['../structxed__operand__storage__s.html#a91ca03fd2581444b22beeeac9da6f4a3',1,'xed_operand_storage_s']]],
  ['imm0_12',['imm0',['../structxed__encoder__operand__t.html#aa995ad55cbcb06f834e37293c4466023',1,'xed_encoder_operand_t::imm0'],['../structxed__operand__storage__s.html#a0f05d3fb7c449ef405bc4dcef47c2cc5',1,'xed_operand_storage_s::imm0']]],
  ['imm0signed_13',['imm0signed',['../structxed__operand__storage__s.html#ade5891995ec8fa7d320c29b189af52b7',1,'xed_operand_storage_s']]],
  ['imm1_14',['imm1',['../structxed__encoder__operand__t.html#aecb9ee77844be3e93e81216cc4709146',1,'xed_encoder_operand_t::imm1'],['../structxed__operand__storage__s.html#aecb9ee77844be3e93e81216cc4709146',1,'xed_operand_storage_s::imm1']]],
  ['imm1_5fbytes_15',['imm1_bytes',['../structxed__operand__storage__s.html#a12c120e0916fa7aacf2bd5f83fe89a57',1,'xed_operand_storage_s']]],
  ['imm8_5freg_16',['imm8_reg',['../structxed__enc2__req__payload__t.html#a46d96b8a8fc19c1eecb3f66691d6d8e6',1,'xed_enc2_req_payload_t']]],
  ['imm_5fwidth_17',['imm_width',['../structxed__operand__storage__s.html#aef22ce89bc0c9c1b8e6629a258b3e0a5',1,'xed_operand_storage_s']]],
  ['immediate_5fis_5funsigned_18',['immediate_is_unsigned',['../structxed__immdis__s.html#aeea5eb8193030afdeeda7b6dfa640fd9',1,'xed_immdis_s']]],
  ['immediates_20and_20displacements_19',['Immediates and Displacements',['../index.html#IMM_DIS',1,'']]],
  ['implicit_20',['implicit',['../structxed__print__info__t.html#a60752ab7037a61cadd2cacfc98d906ed',1,'xed_print_info_t']]],
  ['index_21',['index',['../structxed__memop__t.html#a6538179aeb901a9f34af5e7861a38038',1,'xed_memop_t::index'],['../structxed__operand__storage__s.html#a5f2371b709c5fa56ad0c4f61450d965c',1,'xed_operand_storage_s::index']]],
  ['information_22',['Disclaimer and Legal Information',['../index.html#LEGAL',1,'']]],
  ['initialization_23',['Intel&amp;reg; XED initialization',['../group__INIT.html',1,'']]],
  ['instruction_20classes_24',['Instruction classes',['../index.html#ICLASS',1,'']]],
  ['instructions_25',['Instructions',['../group__DEC.html',1,'Decoding Instructions'],['../group__ENC.html',1,'Encoding Instructions'],['../group__ENC2.html',1,'Fast Encoder for Specific Instructions'],['../group__ENCHL.html',1,'High Level API for Encoding Instructions'],['../group__PRINT.html',1,'Printing (disassembling) Instructions']]],
  ['instructions_26',['Patching instructions',['../group__ENCHLPATCH.html',1,'']]],
  ['intel_20reg_20apx_27',['Intel&amp;reg; APX',['../index.html#APX',1,'']]],
  ['intel_20reg_20apx_20operands_28',['Intel&amp;reg; APX Operands',['../index.html#APX_OPERANDS',1,'']]],
  ['intel_20reg_20avx10_29',['Intel&amp;reg; AVX10',['../index.html#AVX10',1,'']]],
  ['intel_20reg_20avx512_20operands_30',['Intel&amp;reg; AVX512 Operands',['../index.html#AVX512_OPERANDS',1,'']]],
  ['intel_20reg_20x86_20encoder_20decoder_20user_20guide_31',['Intel&amp;reg; X86 Encoder Decoder User Guide',['../index.html',1,'']]],
  ['intel_20reg_20xed_32',['Intel reg XED',['../index.html#BUILD',1,'Building your program using Intel&amp;reg; XED.'],['../group__EXAMPLES.html',1,'Examples of using Intel&amp;reg; XED'],['../group__SMALLEXAMPLES.html',1,'Small Examples of using Intel&amp;reg; XED']]],
  ['intel_20reg_20xed_20approach_33',['Overview of Intel&amp;reg; XED approach',['../index.html#OVERVIEW',1,'']]],
  ['intel_20reg_20xed_20command_20interface_34',['Intel&amp;reg; XED command interface',['../group__CMDLINE.html',1,'']]],
  ['intel_20reg_20xed_20enumerations_35',['Intel&amp;reg; XED enumerations',['../group__ENUM.html',1,'']]],
  ['intel_20reg_20xed_20initialization_36',['Intel&amp;reg; XED initialization',['../group__INIT.html',1,'']]],
  ['interface_37',['Interface',['../group__CPUID.html',1,'CPUID Interface'],['../group__FLAGS.html',1,'Flags Interface'],['../group__REGINTFC.html',1,'Register Interface']]],
  ['interface_38',['Intel&amp;reg; XED command interface',['../group__CMDLINE.html',1,'']]],
  ['introduction_39',['Introduction',['../index.html#INTRO',1,'']]],
  ['iopl_40',['iopl',['../unionxed__flag__set__s.html#a41c4b59f50e4ac20c6d81e8379691e8e',1,'xed_flag_set_s']]],
  ['isa_5fset_41',['isa_set',['../structxed__iform__info__s.html#a012e0f42a7864ca5e3e72ef5e4f26ac1',1,'xed_iform_info_s']]],
  ['itext_42',['itext',['../structxed__enc2__req__payload__t.html#a96d1d6c40ab542baf0d6d7e8d1422354',1,'xed_enc2_req_payload_t']]]
];
